Parallel Systems Limited

Opening Hours Monday - Thursday 9:00 am to 5:00 pm

Friday 9:00 am - 4:00 pm

Tel: 01483 591 310

  • image
  • Read More
  • XBOX
  • Student Software
  • Acano
  • image
  • Cadence Sigrity
  • Trainnig Courses
  • Overview Video
  • image
  • Comparison Matrix
  • image
  • image
  • image
  • OrCAD Apps
  • Kindle Apple
  • SSL Customer success
  • AUDI
  • image
  • Watch The Video
Previous Next

Via & MicroVia in electronic Printed Circuit boards

A via (Latin for path or way) is an electrical connection between layers in a physical electronic circuit that goes through the plane of one or more adjacent layers.

A MicroVia is simply a smaller Via with extra rules



Different types of vias:
(1) Through hole.
(2) Blind via.
(3) Buried via.
The grey and green layers are non-conducting, while the thin orange layers and vias are conductive.

In printed circuit board. It consists of two pads, in corresponding positions on different layers of the board, that are electrically connected by a hole through the board. The hole is made conductive by electroplating, or is lined with a tube or a rivet. High-density multi-layer PCBs may have microvias: blind vias are exposed only on one side of the board, while buried vias connect internal layers without being exposed on either surface. Thermal vias carry heat away from power devices and are typically used in arrays of about a dozen.

A via consists of:

  1. Barrel conductive tube filling the drilled hole
  2. Pad connects each end of the barrel to the component, plane or trace
  3. Antipad clearance hole between barrel and no-connect metal layer

A via may be at the edge of the board so that it is cut in half when the board is separated; this is known as a castellated hole and is used for a variety of reasons, including allowing one PCB to be soldered to another in a stack.[1]


Plated-through holes, in this section there are eight on a multilayer board (hugely magnified)
Double layered plating in CAD. Vias makes EDA placement possible.
Bottom layer Red
Top layer – Blue
Plating of plated-through holes:
Above Top layer
Down Bottom layer
Cut section of a multilayer via
The small metallic circles are vias

source page

More in this category: PCB Library Expert »

Cadence Tutorial Videos

VIDEO Floating Networked License
VIDEO 12 Months Maintenance Support Included In Purchase Price
VIDEO Graphical, flat and hierarchical page editor and Picture block hierarchy
VIDEO OrCAD Capture Market place for Apps, Models, Symbols and more
VIDEO Net Groups - Complex bus definition
VIDEO Intelligent PDF creation
VIDEO AutoWire
VIDEO 44,000 Schematic symbols
VIDEO 3D Footprint Viewer
VIDEO Coloured Components / nets
VIDEO Tcl TK scripting support 
VIDEO Online design rule check including custom DRC capability and Waive DRC
VIDEO Forward and back-annotation of properties / pin-and-gate swaps 
VIDEO Schematic Part and Library editor
VIDEO Cross-probing and cross-placing
VIDEO FPGA design-in / pin import & export 
VIDEO Multiple PCB netlist interfaces 
VIDEO SI Topology creation
VIDEO Digi-Key (PartLink App) Component Parametric data directly from web
VIDEO Property editor for pins, components, nets
VIDEO OrCAD SigXplorer SI Analysis
VIDEO Component Information System
VIDEO Windows ODBC compatible format
VIDEO Interface to relational database and management systems 
VIDEO Database query for part selection and parametric properties
VIDEO Schematic and BOM Variants Manager (Parts not Fitted and more).
VIDEO over 2,000,000 schematic parts ready to place
VIDEO CIS Database Management Interface (access control and more)
VIDEO Physical, Spacing, Same net, Netclass and Class to Class rules
VIDEO DFM Pad Entry / Exit Rules  
VIDEO Interactive Routing using Working Layer (layer selection popup)
VIDEO Multiple placement options, manual, quickplace, auto and room
VIDEO Placement directly from schematic, individually or window select
VIDEO Dynamic Shapes  (dynamic copper pours) Plow and Heal
VIDEO Push, Shove and Hug interactive editing  
VIDEO Embedded net names
VIDEO Curve Routing
VIDEO Auto Finish (Route Completion Tool)
VIDEO Through Board Transparency (OpenGL)
VIDEO Multi‐line routing  (Group Routing)
VIDEO Fan‐out generators
VIDEO Flip Board
VIDEO Dynamic pad suppression / Unused Pad removal  
VIDEO STEP 3D In/Out - IDF 3.0 In/Out - DXF In/Out 
VIDEO STEP 3D viewer for selected item or complete PCB.
VIDEO MCAD/ECAD Incremental design data exchange (IDX)  
VIDEO Excellon NC Drill File export
VIDEO Gerber 274X, 274D artwork Output  
VIDEO IPC2581 Import / Export
VIDEO Mentor® ODB++ and universal viewer  
VIDEO DFM Checks including soldermask, solderpaste and more
VIDEO Dynamic rat suppression
VIDEO Move with autoroute adjust (Slide)
VIDEO Route cleanup, optimization (Glossing)  
VIDEO Cross Section Editor
VIDEO  Impedance Calculator
VIDEO Interactive / Automatic Silkscreen generation  
VIDEO Single Click multiple via instantiation  
VIDEO  Manual Design For Test (DFT) / Test Prep  
VIDEO Component Height DRC
VIDEO Aligment x and y for components and modules
VIDEO Associative Dimensioning  
VIDEO Split View
VIDEO CAD Translators - Import PADS, PCAD, OrCAD Layout
VIDEO Application Mode (General, Etch, Placement)
VIDEO Application Mode (shape)
VIDEO Scribble Sketch Routing
VIDEO Full Skill Support
VIDEO Snake Routing for Hex pattern ICs
VIDEO Hug Contour routing (Flex)  
VIDEO Shape based curve fillet support, tapered traces
VIDEO Placement replication, template based design reuse  
VIDEO Differential Pairs Physical rules and routing  
VIDEO Constraint Regions, region based rules (Rigid‐Flex; BGA regions) 
VIDEO Total Etch Length - Max/Min Length
VIDEO Interactive Delay Tuning  
VIDEO Automatic Design For Test (DFT) / Test Prep  
VIDEO Impedance Single Ended Worksheet
VIDEO Dynamic Heads‐up Display for critical rules  
VIDEO Differential Pair Static Phase Control rules  
VIDEO Propagation delay rules (Relative) for nets or groups
VIDEO Propagation delay rules (Min/Max) for nets or groups
VIDEO Net Scheduling, T‐Point rules (pin to T‐point), T-Point definition
VIDEO Via array / Shielding - Shape and Trace based
VIDEO Group route Bus Route and via patterns
VIDEO CAD Translators - Import Mentor® Boardstation
VIDEO Max Via Count rules
VIDEO Dynamic DFA rules based interactive placement
VIDEO Offset Routing
VIDEO Layer set rules
VIDEO Pin Pair rules 
VIDEO Design planning ‐ Create hierarchical Bundles 
VIDEO Design planning ‐ Create, Edit Flows
VIDEO Design planning ‐ Assign Flows to Layers 
VIDEO Dynamic Shape based curve fillet support, tapered traces
VIDEO Extended (X)net rules
VIDEO Line Fattening
VIDEO Segment over void detection  
VIDEO Spread lines between voids  
VIDEO Dynamic Differential Pair Phase Control rules  
VIDEO Backdrilling  
VIDEO Design Planning ‐ Plan Spatial Feasibility analysis & feedback 
VIDEO Design Planning ‐ Generate Topological Plan 
VIDEO Design Planning ‐ Convert Topological plan to traces (CLINES)  
VIDEO Auto Interactive Break-out (AiBT)
VIDEO Auto Interactive Delay Tune (AiDT)
VIDEO Auto Interactive Phase Tune (AiPT)
VIDEO Remove Tuning
VIDEO Timing Vision (Coloured tracks based on constraint adherence)
VIDEO Electrical Constraint rule set (ECSets) / Topology Apply  
VIDEO Electrical rules (Reflection, Timing, Crosstalk) 
VIDEO Package Pin Delay (for die‐2‐die delay) rules  
VIDEO Z‐Axis delay feedback  
VIDEO Advanced Constraints (formulas, relational)  
VIDEO Fabric Weave Effect Zig Zag Auto Interactive
VIDEO Differential Pair Return Path Vias
VIDEO Constraint Manager: HDI rule set
VIDEO Micro-via and associated spacing, stacking and via-in-pad rules
VIDEO Constraint driven HDI design flow
VIDEO HDI micro-via stack editing
VIDEO Manufacturing rule support for embedding components  
VIDEO Embed components on inner layers
VIDEO Support for Cavities on inner layers  
VIDEO Support for Vertically placed components on inner layers
VIDEO Dual Side Contact Embedded Components
VIDEO Concurrent Team Design ‐ Layer by Layer 
VIDEO Concurrent Team Design ‐ Functional block partitioning  
VIDEO Concurrent Team Design ‐ Team design dashboard  
VIDEO Concurrent Team Design ‐ Soft boundaries
VIDEO Concurrent Team Design - Constraint Editing and Netclasses per Partition
VIDEO Bias Point, DC sweep, AC sweep & transient analysis (with Temperature)
VIDEO Parametric Analysis
VIDEO Learning PSpice Free Templates
VIDEO Monte Carlo: Statistical circuit behaviour and yield (Worst Case)
VIDEO Smoke: Detects component stress 
VIDEO Example Design Simple Circuit 1
VIDEO Example Design Simple Circuit 2
VIDEO Example Design Simple Circuit 3
VIDEO Example Design Simple Circuit 4
VIDEO Example Design Simple Circuit 5
VIDEO Example Design Simple Circuit 6
VIDEO Example Design Simple Circuit 7
VIDEO Pre- & Post-route signal integrity analysis 
VIDEO 6 Signal Layers at a time (no board layer limit or pin limit)



Open Monday - Thursday 9 - 5.00

Friday 9 - 4.00


Parallel Systems Ltd

First Floor

Dorna House Two

Guildford Road

West End



GU24 9PW

 Telephone: 01483 591 310

 Fax: 01483 591 311


Registered Number 3435915